Reducing Memory Controller Transaction Queue Size in Scalable Memory Systems by Marino, MD & Li, KC
Reducing Memory Controller Transaction Queue Size 
in Scalable Memory Systems
Mario Donato Marino and Kuan-Ching Li
Independent Researcher,                   Corresponding Author, 
                                Italy                              Providence University, Taiwan
mario.dmarino@gmail.com       kuancli@gm.pu.edu.tw
Abstract. Scalable  memory  systems provide scalable  bandwidth to  the  core 
growth demands in multicores’  and embedded systems’ processors.  In  these 
systems, as  memory controllers (MCs) are scaled, memory traffic per MC is 
reduced,  therefore  transaction  queues  become  shallower.  As  a  consequence, 
there is an  opportunity to explore transaction queue utilization and its impact 
on energy. In this paper we propose to  evaluating the performance and energy-
per-bit impact of the number of entries of the transaction queues along the MCs 
in these systems. Preliminary results show that reducing 50% of the number of 
entries, bandwidth and energy-per-bit levels are not practically affected, while if 
reducing them of 93%, bandwidth is reduced of 91% and energy-per-bit levels 
are increased of 780%.
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1.   Introduction
The traditional focus on memory design has switched from frequency scaling to 
memory scalability. The presence of multiple memory controllers increase the amount 
of memory parallelism, thus allowing larger memory widths. For example, Wide I/O 2 
[15][16] which presents 8 MCs, each one connected to a 128bit-width rank  - set of  
memory banks with data output aggregated and sharing addresses, thus performing a 
total width of 1024 bits. Furthermore, HyperMemory Cube (HMC) [4] with up to 8 
MCs/ranks of individual width of 55bits (total of 440bits, I/O bit rate of 10Gbits/s).
Comparatively  to  these  previously  described  solutions,  advanced  memory 
interfaces use a significant larger number of MCs. For example, optical Corona [2] 
presents 64 optical-MCs while DIMM Tree [14] up to 64 RFMCs (RF-based memory 
controllers) -  total memory width is estimated about 4096 bits when interfaced to 
simple double data rate (DDR) memories.
As noticed in [8][17], the amount of memory traffic per channel is reduced as MCs 
are scaled, i.e., transaction queue utilization is poorly explored. Therefore, there is an 
opportunity to approach this aspect in terms of bandwidth and power. In this paper, 
we propose the following contributions to advance the state of art in scalable memory 
systems:  (i)  determination  of  the  bandwidth  impact  when  employing  shallower 
transaction queues; (ii) determination of energy impact with reduced-size queues. 
This paper is organized as follows: Section 2 presents the background and related 
work, Section 3 discusses about the reduction on transaction queue sizes, section 4 
presents the experiments, Section 5 the results, and Section 6 our concluding remarks.
2.  Background and Related Work
Recently proposed off-chip memory solutions still employ a larger number of 
pins,  thus  restricting  MC  scalability,  i.e.,  memory  width.  For  instance,  Hybrid 
Memory  Cube [4]  employs 55 pins  and  can utilize  up  to  8  MCs.  The maximum 
aggregated bandwidth in HMC is 320 GB/s while each I/O-link presents individually 
10 Gbit/s. Furthermore, Wide I/O 2 [15][16] employs 128 bits per rank and 8 MCs, 
thus still MC-count restricted (total width 1024 bits). 
RFiop [7] – illustrated in Figure 1a - is an advanced memory solution similar to 
2.5D integration on silicon interposer. Originally designed to have 16 RFMCs and 
96GB/s using 6GB/s-64bit ranks (total of 1024 bits), assuming that the 32nm-design 
proposed in [7] is scaled to 22nm, RFiop is likely to achieve 32 RFMCs/ranks and 
480GB/s, i.e., significatively larger number of MCs and bandwidth.
Fig. 1a and b, left to right: RFiop (replicated from [7]) and RFiof 
(replicated from [8])
RFiof [8] is an advanced off-chip memory solution – illustrated in Figure 1b 
-  presents  similar  MC-scalability  bandwidth  benefits  of  optical-based  interfaces. 
RFiof is designed to scale to 32 RFMCs and 32 GB/s, using 10.8GB/s ranks. Given its 
low pin usage and assuming the replacement of its interface with a more conventional 
RF-interface (FR-board as in [14]), this technology can be scaled to use 64 RFMCs 
and ranks of 17.2 GB/s and likely to achieve 1024GB/s bandwidth (total width of 4096 
bits), i.e., a very significative bandwidth magnitude.
According  to  [8],  as  MCs  are  scaled,  memory  traffic  per  channel  is  likely 
smaller. We also observe that this effect is present when when scaling multiple MCs 
in embedded systems such as in [17]/ 
All  previously  mentioned  systems  where  a  larger  degree  of  MC-scaling  is 
present, lower transaction queue utilization is likely to happen, which turns into an 
interesting challenge to be approached.
3. Shallower Transaction Queues
 Depending on the amount of traffic, all transaction queue entries are not fully 
utilized, thus having performance implications. For example, for the workloads being 
utilized, if average utilization of the queues corresponds to 50% of the queue size, it is 
likely that queue size can be similarly reduced while not affecting bandwidth. 
In order to mitigate the transaction queue sub-utilization, shallower transaction 
queues could be utilized. In this case, under the same amount of traffic and due to the 
employment of reduced queue sizes, the ratio between the total number of utilized 
entries and the total queue size is increased, i.e., a better utilization is obtained. We 
evaluate the performance and energy impact of this aspect in next section.
Table 1. Architectural Parameters and Benchmarks
Architectural Parameter Description 
Core 4.0 GHz, OOO, multicore, 32 cores, 4-wide issue, turnament 
branch predictor
Technology 22 nm
L1 cache 32kB dcache + 32 kB icache; associativity = 2, MSHR = 8, 
latency = 0.25 ns
L2 cache 1MB/per core ; associativity = 8, MSHR = 16; latency = 2.0 ns
RF-crossbar  latency = 1 cycle, 80GB/s
RFMC-transaction 
queue
1 to 32 RFMCs; 1-16 transaction queue entries, 1 RFMC/core, 
2.0GHz, on-chip, buffer size = 32/MC, close page mode, 
interleaving memory addresses along RFMCs
Memory rank DDR3-1333MT/s, 1 rank/MC, 1GB, 8 banks, 16384 rows, 1024 






STREAM [9] 4 Mdoubles per core, 2 iterations, read:write = 2.54:1
pChase [13] 64 MB/thread, 3 iterations, random, read:write=158:1
4. Experimental Section and Methodology
In order to evaluate the performance and energy-per-bit impact of the transaction 
queue  size,  we  combine  detailed  accurate  simulators using  the  methodology 
developed  in  [6]:  upon  benchmark  execution  of  a  multicore  model  in  M5 [12], 
memory  transactions  are  generated  and  captured  by  DRAMsim  [3]  (set  with  32 
RFMCs, which represent a large number of MCs). DRAMsim responds to M5 with 
the result of each memory transaction. 
The multicore model employs a 4.0-GHz-4-wide out-of-order (OOO) core. We 
used  Cacti  [1]  to  obtain  cache  latencies and  1  MB/core  L2  caches,  which are 
interconnected  via  a  80GB/s-RF-crossbar  with  1-cycle latency   -  adopting  same 
timing settings of [5][10]: 200ps of TX-RX delays, plus the rest of the cycle to transfer 
64 Bytes using high speed and modulation. RF timing settings include low bit error 
rate (BER) and RF-transmission delays.
The baseline configuration has 32 RFMCs, each queue with 16 entries, while 
having RFMCs at 2.0GHz (half of processor clock frequency). The parameters and 
memory-bound benchmarks  [9][13] employed in this  experimentation are listed in 
Table 1. Each RFMC is assumed to be connected to one rank in order to extract its 
maximum bandwidth. We vary the number of entries of each MC (from 16 to 1 entry)  
in order to capture the behavior of bandwidth and energy-per-bit.
5. Results
Figure 2a illustrates  the  results  of  the bandwidth experiments:  as  transaction 
queues are reduced from 16 to 1 entry, we obtain a bandwidth reduction of up to 65% 
for pChase and 91% for STREAM (average of STREAM benchmarks).
Figure 2b illustrates the related rank energy-per-bit results: as transaction queue 
sizes are reduced from 16 to 1 entry, average energy-per-bit levels increase up to 123% 
for pChase and 780% for STREAM. 
Comparing these two figures,  it is interesting to notice that 4 and 8 entries (up 
to 50% of the total number of entries – 16 entries) have equivalent performance to 16 
entries  while  presenting  similar  energy-per-bit-levels  than  16  entries,  which 
demonstrate  the  advantage  of  smaller  transaction  queues.   Therefore,  by  having 
medium-size  ones  the  bandwidth/energy  efficiency  of  the  memory  system  is 
improved. For an aggressive reduction, bandwidth/energy are significantly affected.
Fig 2a and b, left to right: bandwidth and rank energy versus transaction queue size
6. Conclusions
In  this  paper we have performed an  initial  evaluation  of  the  bandwidth  and 
energy behavior when reducing transaction queue sizes in scalable memory systems. 
These preliminary results show that using medium-size transaction queues, bandwidth 
and energy-per-bit levels are still interesting, thus leading to a higher efficiency. 
Given these results we propose as future plans the evaluation of the MC power 
with smaller transaction queues and the extension of this evaluation with scientific  
benchmarks. Furthermore, we propose to evaluate the MC power effects when having 
shallower queues.  Moreover,  we also are considering  the utilization of  low power 
DDRs  and evaluate the impact of those in performance when combined to shallower 
transaction queues.
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